10

15

20

25

APPARATUS FOR DETERMINING A FREQUENCY OFFSET ERROR AND RECEIVER BASED THEREON

FIELD OF THE INVENTION

The present invention relates to apparatus and receivers based thereon, for determining in a communication system using frequency modulation schemes (such as, for example, Gaussian Frequency Shift Keying, GFSK) a frequency offset error in a modulated received signal. In particular, the present invention applies to Bluetooth receivers.

BACKGROUND OF THE INVENTION

Many receivers require detection means that enable the receiver to detect a preamble or certain delimiters. This is of particular importance in communication systems where the transmitter and receiver operate in an asynchronous mode. Since the receiver does not know when to expect a signal with payload (herein also referred to as signal burst), the payload is typically preceded by a preamble or start delimiter that is detectable by the receiver.

Especially Bluetooth communication systems, where the preamble phase is very short (only 4 bits), require at the beginning of the signal burst a very fast settling procedure for the receiver. In Bluetooth applications, information is transmitted in the form of packets. A Bluetooth packet has an access code with a four bit preamble, a 64 bit "sync word", a four bit trailer. This access code precedes the random payload data (plus header). The "sync word" is unique to the wireless connection that involves the receiving device. That is, a receiving device understands whether or not a packet received at its antenna is being sent to the receiving device (or another receiving device) by correlating (via a correlation circuit within the receiver's downstream processing circuitry) the sync word against the mion's unique word.

The received signal usually shows some frequency offset that makes it difficult for the receiver to reliably demodulate the package including the sync word. This implies that in some microseconds the frequency offset should be at least roughly removed prior to the sync word and at the same time the edges of the symbol clock signal should be roughly settled close to the middle of the received symbols.

10

15

20

25

30

In order to remove quickly the frequency offset in a Bluetooth GFSK modulated antenna signal, usually a MaxMin DC extraction circuit is implemented. In addition to this MaxMin detection, typically a leakage mechanism is employed to reduce the effect of the noise.

Known preamble detection schemes, such as the MaxMin detection scheme as used in conventional analog Bluetooth demodulators, are not very well suited for a digital implementation. Some kinds of preamble detection schemes require that the receiver is provided with a special triggering signal that indicates the signal burst. The respective receiver architectures are complicated.

It is important that the preceding noise does not degrade the required preamble settling process. The MaxMin algorithm, as used in prior art Bluetooth receivers, usually fails due to the preceding noise. Failing means here, that the package error rate (PER) is too high. If there are too many bit errors in the access code, then the received package is rejected which is considered to be a package error.

The location of the searched preamble sequence (e.g., "1010") is especially aggravated by a low S/N ratio, if one assumes a low antenna input signal being received. In this case, the noise of the receiver front-end degrades the wanted signal.

It is a further disadvantage of known Bluetooth approaches based on the MaxMin algorithm, that the compensation may depend on potential wrong historical values. Due to this, the frequency demodulated signal after activating a conventional Bluetooth receiver, but prior to the signal burst, would generate a wrong initial value for the MaxMin algorithm and even the use of the known leakage concept either slows down the offset calculation or reduces dramatically the accuracy.

It is an object of the present invention to provide an improved apparatus that allows to quickly and reliably detect a preamble used, for example, in an FSK or DFSK communication and to estimate and/or remove the offset.

It is another object of the present invention to provide an improved receiver comprising such an improved apparatus.

PCT/IB2004/003562

SUMMARY OF THE INVENTION

5

10

15

20

25

These and other objects are accomplished by an apparatus according to claim 1 and a receiver according to claim 14. Further advantageous implementations of the apparatus are claimed in claims 2-13. Further advantageous implementations of the receiver are claimed in claims 15 and 16.

The invention proposed herein allows determining a rough offset in a very short time period. According to the present invention, this is achieved using a frequency demodulated signal without the accurate knowledge of the beginning of the signal burst. As an example, the frequency demodulated signal is derived from an FSK or GFSK-modulated signal (herein referred to as antenna signal) received via a communication channel. Other frequency modulation schemes can be used as well.

According to the present invention, a simplified receiver architecture may be employed using comparators instead of analog-to-digital converts (ADCs) in order to convert the so-called analog I and Q signals to the digital domain. The simplified receiver architecture extracts only the frequency information ($\omega_0(t)$) from the I and Q signals. The signal that carries or represents the frequency information is herein referred to as frequency demodulated signal.

Since the simplified receiver extracts only the frequency information, a triggering signal indicating the start of the signal burst is not available. Due to the fact that the exact timing of the beginning of the signal burst is not known, the receiver has to be activated a certain time (several microseconds) prior to the signal burst and the receiver back-end part needs a special approach to determine the frequency offset error in the short preamble phase.

The proposed digital apparatus for the fast offset compensation is based on a correlator. If in the antenna signal a sequence of "1010", corresponding to the preamble phase, occurs, then a digital frequency offset value is immediately calculated and subtracted from the digital frequency demodulated signal. As mentioned above, the location of the preamble sequence looked for is especially aggravated by a low S/N ratio. The digital apparatus, according to the present invention, is able to operate even under such adverse

conditions.

According to the present invention, two criteria have to be fulfilled. Firstly, the correlation with a time-limited (the time-window corresponds to 2 cycles = 4μ sec) sine wave signal of 500 kHz has to exceed a certain limit and secondly, the expected peaks of the positive and negative half-waves have to have certain distances. Every time the proposed digital apparatus detects the corresponding preamble sequence, the offset error is newly calculated and subtracted. In contrast to the known MaxMin algorithm, the compensation is not anymore dependent of potential wrong historical values. A conventional Bluetooth receiver would thus generate a wrong initial value for the MaxMin algorithm.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will now be described in more detail, by way of example, with reference to the accompanying drawings, wherein:

15

20

30

10

5

- FIG. 1 is a schematic representation of a GFSK receiver front-end and back-end;
- FIG. 2 is a schematic representation of a GFSK receiver back-end, according to the present invention,
- FIG. 3A is a schematic representation of a first fast offset compensation unit, according to the present invention,
 - FIG. 3B is a schematic representation of a second fast offset compensation unit, according to the present invention,
 - FIG. 4 is a schematic representation of a third fast offset compensation unit, according to the present invention,
- 25 FIG. 5 is a schematic representation of one possible implementation of the subtractors A and B of Fig. 4, according to the present invention,
 - FIG. 6 is a schematic graph illustrating an FSK and a GFSK antenna signal with a Bluetooth preamble,
 - FIG. 7 is a schematic graph illustrating ideal I and Q signals of the GFSK antenna signal in Fig. 6,
 - FIG. 8 is a schematic graph illustrating the distorted I and Q signals caused by a polyphase filter of the receiver,
 - FIG. 9 is a schematic graph illustrating of the distorted I and Q with band-limited noise and a frequency offset of 150kHz,

- FIG. 10 is a schematic graph illustrating an LIF GFSK signal with band-limited noise,
- FIG. 11 is a schematic graph illustrating the input signal of the fast offset compensation unit, according to the present invention, this signal being hereinafter referred to as digitally coded frequency demodulated signal (demod_lp2),
- 5 FIG. 12 is a schematic graph illustrating a correlation with detected peaks and points in time where the first criterion is fulfilled,
 - FIG. 13 is a schematic graph illustrating the digitally coded frequency demodulated signal (demod_lp2) and periods in time where the first criterion and the second criterion are fulfilled,
- 10 FIG. 14 is a schematic graph illustrating the digitally coded frequency demodulated signal (demod_lp2) and a slicer threshold signal.

DESCRIPTION OF PREFERRED EMBODIMENTS

15

20

25

A Bluetooth radio receiver 10, according to the present invention, being designed for GFSK demodulation is described in connection with Figures 1 and 2. A respective Bluetooth receiver 10, as depicted in Fig. 1, typically comprises an analog frontend part 11 with an antenna filter 12 and a low-noise amplifier (LNA) 13. A quadrature mixer 14 for direct conversion from RF to LIF (Low Intermediate Frequency, here IF =1 MHz) follows right after the low-noise amplifier 13. The baseband I and Q signals (I_{MIX, OUT} and Q_{MIX, OUT}) at the outputs of the quadrature mixer 14 are fed to a polyphase filter 15 and the outputs I_NZIF and Q_NZIF of the polyphase filter 15 are connected to a receiver backend block 16. The receiver 10 is analogue from the front-end part 11 through to the comparators 17. The back-end block 16 is, from the comparators 17 on, digital. The antenna signal V_{Antenna} at the input 12.1 of the antenna filter 12 may be a 2.5 GHz signal, for example. The baseband I and Q signals (I_{MIX, OUT} and Q_{MIX, OUT}) at the outputs of the quadrature mixer 14 may have an average frequency of about 1MHz.

The back-end block 16 of the receiver 10 (also referred to as demodulator) is depicted in Fig. 2. It comprises two comparators 17 serving as limiters. Each of the comparators 17 has a differential input. These two comparators 17 determine in which quadrant of the complex plane the actual signals I_NZIF and Q_NZIF (with x(t)=I_NZIF(t) + j Q_NZIF(t)) are. This is done by comparing each of the signals I_NZIF and Q_NZIF with zero. Each transition from one quadrant to the next generates an edge of the output signals (referred to as limited I_NZIF and Q_NZIF signals) at the input side of the X-OR gate 18.

WO 2005/043852 PCT/IB2004/003562 6

The X-OR gate 18 recombines the limited I_NZIF and Q_NZIF signals. The combined signal at the gate's output 18.1 is synchronized with a clock signal clk26 by a flip-flop 19. In the present example, a 26MHz signal (clk26) is used as clock signal to synchronize the combined signal with 26MHz. A shift register 21 serves as delay block. It provides for a delay of the combined and synchronized signal at the flip-flop output 19.1 of 10 times Ts. Another X-OR gate 22 with inverted output is employed in order to multiply a delayed signal from the combined and synchronized signal at the output 19.1 of the flip-flop 19. This is done in order to extract from the combined and synchronized signal the frequency information. A low-pass filter 23 (LP) is employed in order to average the output signal of the X-OR gate 22. A finite impulse response (FIR) filter may serve as low-pass filter 23. The filter 23 may have 32 taps, for example. It is also possible to employ a filter with 64 taps.

At the output bus 23.1 of the low-pass filter 23, a digital signal demod_lp is provided that represents the frequency information. In the present example, the bus 23.1 is 9 bits wide (9 bit resolution). An adder 24 is employed in order to subtract a digital value 138 (corresponding to IF=1000 KHz) from the signal demod_lp. This allows the center frequency to be set to zero. At the adder's output bus 24.1 a digitally coded frequency demodulated signal demod_lp2 is made available. This frequency demodulated signal demod_lp2 is fed into the fast offset compensation block 20, that embodies the core of the invention.

20

25

30

5

10

15

The back-end block 16 may further comprise a slow offset compensation block 29 to reduce any residual offset followed by a comparator 29.1 serving as zero threshold slicer and a clock recovery unit 29.2 that extracts the bit clock from the signal demod_soc, provided at the output 29.4 of the slow offset compensation block 29. A flip-flop 29.3 is employed to provide the bits (access code, header, and payload) representing the information that was transmitted. The bits output by the flip-flop 29.3 are referred to as RxData.

The back-end block 16 extracts the data bits (or symbols) from the baseband I and Q signals I_NZIF and Q_NZIF. In order to get enough zero-crossings in the I_NZIF and Q_NZIF signals, a LIF architecture is applied. An intermediate frequency of e.g. 0 would result in much less zero-crossings and therefore the limiter concept based on comparators 17 would not be anymore applicable. In terms of process spread and sensitivity there is a large

WO 2005/043852 PCT/IB2004/003562

advantage to former architectures: after the I and Q comparators 17, the whole back end circuitry is purely digital.

The drawback of the concept of using simple comparators 17 for the baseband I_NZIF and Q_NZIF signals is the reduction of the available information. Since the amplitude information of the antenna signal V_{Antenna} is not anymore available after the comparators 17, especially the beginning of the burst signal with the preamble code is quite tricky to locate correctly.

Details of a first embodiment of the fast offset compensation block 20 are depicted in Fig. 3A. The apparatus 20 allows to determine a frequency offset error of the digitally coded frequency demodulated signal demod_lp2 and to cancel this error. The fast offset compensation block 20 comprises an input 24.1 for receiving the frequency demodulated signal demod_lp2. This signal is processed by digital means 25 for performing a correlation, and by digital means 26 for a minimum-maximum evaluation. In order to determine whether the frequency demodulated signal demod_lp2 satisfies a correlation criterion and a minimum-maximum criterion at the same time, the apparatus 20 further comprises digital processing means 27, 28. These digital processing means 27, 28 calculate the current offset of the frequency demodulated signal demod_lp2 and cancel the current offset if both criteria are fulfilled. The offset is canceled only if the correlation criterion and the minimum-maximum criterion at the same time. For this purpose an ok_crit1 signal and an ok_crit2 signal are fed to the digital processing means 27 via connections 27.1 and 27.2, respectively. An output signal demod_foc with reduced or cancelled frequency offset is provided at an output bus 20.1.

25

20

5

10

15

Details of a second embodiment of the fast offset compensation block 20 are depicted in Fig. 3B. As schematically illustrated in Fig. 3B, the fast offset compensation block 20 may also be implemented by means of a micro processor 41 with associated ROM 42, RAM 43, bus 46, parallel input port 44 and parallel output port 45.

The fast offset compensation functionality is controlled by program code stored in the ROM 42, as schematically indicated by the code blocks 42.1, 42.2, and 42.3. The code block 42.1 when executed by the processor 41 causes the correlation criterion to be applied and the code block 42.2 when executed by the processor 41 causes the

minimum-maximum criterion to be applied. If both criteria are fulfilled, the code block 42.3 causes the processor 41 to determine the current offset and to cancel it. The output

signal demod for with reduced frequency offset is provided at an output 20.1.

5

10

15

20

25

Further details of third embodiment are depicted in Fig. 4. Fig. 4 shows possible implementation details of an apparatus 20. The apparatus 20 comprises digital means 35 for performing a correlation. These means 35 comprise a correlator 35.1, a peak detector 35.2, and a comparator 35.3. The correlator 35.1 is continuously running and is being fed with the demodulated signal demod lp2 (cf. Fig. 11) available as a digital coded signal, where fs = 26 MHz corresponds to 26 samples per bit/symbol (note that in the present example Tbit = 26 Ts). The amplitude resolution of the demodulated signal demod lp2 is 9 bits. The correlation is achieved by multiplying the demodulated signal demod lp2 with a time-limited (the time-window corresponds to 2 cycles = 4 μsec) sine wave signal of 500 kHz and integrated over 4 times Tbit. The resulting product of the multiplication is integrated over 4 µsec (the duration of the preamble phase) providing the correlation value (cf. Fig. 12, solid line). The correlation output is provided at an output line 35.4. The peak detector 35.3 with subsequent comparator 35.3 is employed in order to identify potential "1010" sequences, all peaks of the continuously running correlation output at the output line 35.4 exceeding a certain value (threshold 1) are detected (cf. Fig. 12, where dashed vertical lines show all the points in time where the comparator output signal ok crit1 is a logic "1"). The output signal ok crit1 at the output 35.5 of the comparator 35.3 is an input control signal for the offset memory 37.2 and indicates that the first criterion for a sequence "1010" is fulfilled. The output signal ok_crit1 becomes logic "1" or logic "0", depending on the implementation, if the peaks at the comparator input exceed the threshold 1. If the peaks at the comparator input do not exceed the threshold_1, they are not deemed to be a potential candidate for the detection of the preamble.

The apparatus 20 (cf. Fig. 4) comprises a (sliding) average detector 37.1 that continuously generates a mean value of the demodulated signal demod_lp2 using the same time-window as the correlator 35.1, namely 4 μ sec. The mean value is provided at an output 37.3. If the rolling or sliding time-window contains a "1010" sequence (i.e.,

WO 2005/043852 PCT/IB2004/003562

the first and the second criterion are fulfilled), then the average corresponds to the offset error plus the average of the noise in this time-window. The higher the noise, the lower the accuracy of the determined offset.

There are subtractors A and B, 36.1, 36.2, with subsequent comparators 36.3, 36.4.

5

10

15

20

25

30

As already mentioned in the introduction, the correlation only is not sufficient for a reliable detection of "1010" sequences. The correlator 35.1 together with the peak detector 35.2 and the comparator 35.3 sometimes provides an o.k. signal (ok_crit1) for non "1010" sequences. For example, a sequence of "1110" with larger signal swings than the searched sequence could result in a large correlation value even with the second symbol = 1 and therefore may lead to a wrong interpretation (cf. Fig. 13, dashed horizontal lines).

In order to sort out this kind of "wrong" detections, a second criterion was chosen by calculating two subtractions in order to compare all four received symbols (in the correlation time-window) with the corresponding amplitudes. One possible implementation is shown in the Fig. 5. If the differences sub_A and sub_B exceed a certain value, referred to as threshold_2, the comparators 36.3, 36.4 generate two additional o.k. signals, designated as ok_crit2A and ok_crit2B. These two additional o.k. signals are also applied to the offset register 37.2, as indicated in Fig. 4. The comparators 36.3, 36.4 can be tuned by adjusting the threshold_2.

The offset register 37.2 is initialized with zero and is always, that is during the preburst and access code phase, up-dated with the value coming from the average detector 37.1 in the case where all the criteria are fulfilled (correlation and certain distances between the positive and negative waves). The up-date procedure of the offset results in total loosing of the former value and has the advantage to get immediately rid of the wrong value calculated during the preburst phase. This value is a random number reflecting the received noise (cf. Fig. 14 with the up-dated offset value) and has nothing to do with the frequency offset error. After activating the control signal coming from a baseband part of the receiver 10 and indicating the end of the access code (end_of_access_code) the value in the offset register 37.2 is frozen up to the end of the signal burst. The end_of_access_code may be applied to an input 37.4 of the offset

register 37.2. The offset register 37.2 is a register and the mean value provided at the output 37.3 is shifted into this register at once.

An offset compensator 38 is employed in order to continuously subtract the value stored in the offset register 37.2 from the demodulated signal demod_lp2. The result, referred to as signal demod_foc, is released from large frequency offset errors. The signal demod_foc still comprises some noise. This residual small error may be reduced in a subsequent slow offset compensation block 29, as indicated in Fig. 2.

10

15

20

5

One possible implementation on gate level with flip-flops of a subtractor 50 A and B is shown in Fig. 5. The subtractor 50 may comprise a series of delay units 50.1 The input signal demod_lp2 is delayed step-by-step. The output signal sub_A is provided by subtracting one of the delayed signals from a later signal. The output signal sub_B is provided by subtracting another one of the delayed signals from yet another signal.

The building blocks of the apparatus 20 may be realized using dedicated locig, or they may be realized using micro processors or digital signal processors (DSPs), as described in connection with Figures 3A, 3B and 4. It is, however, a disadvantage of the micro processor or DSP implementation that they consume more power and area than the logic-based implementations.

The digital means 26 or 36 for a minimum-maximum evaluation determine whether the distance between a first minimum and maximum pair is larger than the threshold_2 value. If the distance between a second minimum and maximum pair is

larger than the threshold_2 value, too, the second criterion (referred to as minimum-maximum criterion) is satisfied.

30

25

Only if the minimum-maximum criterion and the correlation criterion are both o.k., a valid preamble was detected and the frequency offset is calculated and subtracted.

A simulated ideal antenna signal V_{Antenna}, that is a signal without noise

WO 2005/043852 PCT/IB2004/003562

11

and with no distortions, is illustrated in Fig. 6. The preamble phase is shown in the oval 60. An FSK signal (dashed curve) and a GFSK signal (solid curve) are shown in Fig. 6. The only difference between these two modulation schemes is that in case of GFSK, a Gaussian filter is employed to smoothen the signal to limit its spectral width. This is called pulse shaping.

5

10

15

20

25

In Fig. 7, the ideal I and Q signals for the signal in Fig. 6 are shown. Prior to the arrival of the signal burst, the signals $I_{MIX,OUT}$ and $Q_{MIX,OUT}$ are equal to zero. The I(t) signal is shown as solid curve and the Q(t) signal is shown as dashed curve. The power is also indicated as separate curve in Fig. 7.

In Fig. 8, the two band-limited I and Q signals are shown. The distortion due to the polyphase filter 15 is depicted in Fig. 8.

The two band-limited I and Q signals with band-limited noise are illustrated in Fig. 9.

A typical IF GFSK signal, as derived from an antenna signal $V_{Antenna}$, is illustrated in Fig. 10. This signal in the present example has a frequency offset of 150 kHz, as illustrated by the dashed horizontal line 100. The nominal center frequency IF is 1000 kHz, as illustrated by the solid horizontal line 101.

In Fig. 11, the demodulated signal demod_lp2, after low pass filtering, is shown. This signal demod_lp2 serves as input signal of the digital apparatus, according to the present invention. The nominal center frequency IF is 1000 kHz, as illustrated by the horizontal line 101. The first difference 102 and the second difference 103 are determined between minimum-maximum pairs, as indicated.

Fig. 12 indicates by means of vertical dashed lines those points in time where
the first criterion – the so-called correlation criterion – is fulfilled. These points in time are
singled out by means of the correlation with a sine wave, as described above. As becomes
obvious from this Fig. 12, there are many potential candidates that seem to indicate the end
of the preamble sequence. The correlation value is illustrated as solid line in Fig. 12.

Fig. 13 is used to illustrate and explain the operation of the digital means 26 or 36 for minimum-maximum evaluation. The solid horizontal lines in Fig. 13 correspond to the time windows where the first criterion is fulfilled and sub_A and sub_B values (cf. Fig. 4) are greater than the threshold_2. The dashed horizontal lines in Fig. 13 indicate invalid offset values which are sorted out since they do not fulfill the second criterion (minimum-maximum criterion).

In Fig. 14, the output of the offset register 37.2 is illustrated as solid line 103.

10

5

Apart of the main task of demodulating the symbols from the incoming GFSK modulated signal (antenna signal V_{Antenna}), some signal processing is necessary such as clock recovery and frequency offset compensation. If there is a mismatch between the reference frequencies of both communication partners, a frequency offset is generated resulting in a unwanted DC component in the demodulated signal demod_lp.

15

20

25

In order to reduce cost and power consumption, digital demodulators will be used in future Bluetooth systems. The main issue of the respective digitally-implemented receiver back-end is the fast frequency offset compensation using the known MaxMin algorithm. Sometimes, the calculated offset is very inaccurate (or totally wrong) resulting in a high package error rate. Since the preamble phase of only 4 symbols is very short, a very fast settling procedure for the receiver is required. In addition, the exact beginning of the preamble sequence is unknown and therefore the demodulated frequency signal (after activating the receiver part, but prior to the burst) generates a wrong initial value for the MaxMin algorithm. This error is caused by the noise signal (prior to the signal burst) containing huge frequency amplitudes. Even the use of the known leakage concept reducing the effect of the wrong initial value (after a certain time) did not satisfy the PER requirements.

30

The apparatus for frequency offset compensation, according to the present invention, is very well suited for being used in connection with a digital demodulator, like the one being illustrated in Figures 1 and 2. The invention proposed here allows to determine a rough offset in a very short time using the frequency demodulated signal without the accurate knowledge of the beginning of the signal burst. The simple chosen receiver architecture (cf. Figures 1 and 2), using comparators instead of ADCs to convert the analog I and Q signals

to the digital domain, extracts the frequency information from the antenna signal.

As described above, the proposed digital apparatus for the fast offset compensation is based on a correlator. If in the antenna signal a sequence of "1010" occurs - corresponding to the Bluetooth preamble phase - an offset value is immediately calculated and subtracted from the signal. In order to increase the reliability of the right detection two criteria, as described above, have to be fulfilled. Apart from a minimum correlation value, the peaks of the positive and negative half-waves have to have a certain distance. Every time both criteria are fulfilled (i.e. the circuit has detected the corresponding sequence), the offset error is newly calculated and subtracted.

It is another advantage of the present invention that the knowledge about the actual location of the preamble phase also allows to improve the clock recovery of the receiver. Once the preamble has been detected using a digital apparatus, according to the present invention, a coarse phase information of the incoming received signal is available which can be used for initializing a digital phase locked loop (DPLL).

The present invention can be applied for all communication standards using frequency shift keying (FSK) modulation schemes such as DECT, Pager and Bluetooth standards. However, the speed requirement for the offset calculation in a DECT application, for example, is relaxed compared to Bluetooth due to the longer preamble phase (DECT has 16 preamble symbols) and therefore a simpler methodology might be applied where just the correlation criterion is examined. In a DECT implementation of the invention, it may not be necessary to apply the minimum-maximum criterion in addition to the correlation criterion.

25

5

10

15

20

The present invention can be used in mobile phones and other mobile devices, for example.

In the drawings and specification there has been set forth preferred

30 embodiments of the invention and, although specific terms are used, the description thus given uses terminology in a generic and descriptive sense only and not for purposes of limitation.